Compositional Model Checking is Lively

Sander de Putter* and Anton Wijs
Eindhoven University of Technology
s.m.j.d.putter@tue.nl, a.j.wijs@tue.nl

Abstract  Compositional model checking approaches attempt to limit state space explosion by iteratively combining behaviour of some of the components in the system and reducing the result modulo an appropriate equivalence relation. For an equivalence relation to be applicable, it should be a congruence for parallel composition where synchronisations between the components may be introduced. An equivalence relation preserving both safety and liveness properties is divergence-preserving branching bisimulation (DPBB). It is generally assumed that DPBB is a congruence for parallel composition, even in the context of synchronisations between components. However, so far, no such results have been published. This work finally proves that this is the case. Furthermore, we discuss how to safely decompose an existing LTS network in components such that the re-composition is equivalent to the original LTS network. All proofs have been mechanically verified using the Coq proof assistant.

Finally, to demonstrate the effectiveness of compositional model checking with intermediate DPBB reductions, we discuss the results we obtained after having conducted a number of experiments.

1 Introduction

Model checking [3,9] is one of the most successful approaches for the analysis and verification of the behaviour of concurrent systems. However, a major issue is the so-called state space explosion problem: the state space of a concurrent system tends to increase exponentially as the number of parallel processes increases linearly. Often, it is difficult or infeasible to verify realistic large scale concurrent systems. Over time, several methods have been proposed to tackle the state space explosion problem. Prominent approaches are the application of some form of on-the-fly reduction, such as Partial Order Reduction [30] or Symmetry Reduction [7], and compositionally verifying the system, for instance using Compositional Reasoning [8] or Partial Model Checking [1,2].

The key operations in compositional approaches are the composition and decomposition of systems. First a system is decomposed into two or more components. Then, one or more of these components is manipulated (e.g., reduced). Finally, the components are re-composed. Comparison modulo an appropriate equivalence relation is applied to ensure that the manipulations preserve properties of interest (for instance, expressed in the modal $\mu$-calculus [19]). These manipulations are sound if and only if the equivalence relation is a congruence for the composition expression.

* This work is supported by ARTEMIS Joint Undertaking project EMC2 (grant nr. 621429).
Two prominent equivalence relations are branching bisimulation and divergence-preserving branching bisimulation (DPBB) [13,15]. Branching bisimulation preserves safety properties, while DPBB preserves both safety and liveness properties.

In [14] it is proven that DPBB is the coarsest equivalence that is a congruence for parallel composition. However, compositional reasoning requires equivalences that are a congruence for parallel composition where new synchronisations between parallel components may be introduced, which is not considered by the authors. It is known that branching bisimulation is a congruence for parallel composition of synchronising Labelled Transition Systems (LTSs), this follows from the fact that parallel composition of synchronising LTSs can be expressed as a WB cool language [6]. However, obtaining such results for DPBB requires more work. To rigorously prove that DPBB is indeed a congruence for parallel composition of synchronising LTSs, a proof assistant, such as Coq [5], is required. So far, no results, obtained with or without the use of a proof assistant, have been reported.

A popular toolbox that offers a selection of compositional approaches is CADP [12]. CADP offers both property-independent approaches (e.g., compositional model generation, smart reduction, and compositional reasoning via behavioural interfaces) and property-dependent approaches (e.g., property-dependent reductions [25] and partial model checking [1]). The formal semantics of concurrent systems are described using networks of LTSs [22], or LTS networks for short. An LTS network consists of n LTSs representing the parallel processes. A set of synchronisation laws is used to describe the possible communication, i.e., synchronisation, between the process LTSs.

In this setting, this work considers parallel composition of synchronising LTS networks. Given two LTS networks $\mathcal{M}$ and $\mathcal{M}'$ of size $n$ related via a DPBB relation $B$, another LTS network $\mathcal{N}$ of size $m$, and a parallel composition operator $\parallel_\sigma$ with a mapping $\sigma$ that specifies synchronization between components, we show there is a DPBB relation $C$ such that

$$\mathcal{M} \ B \mathcal{M}' \Rightarrow \mathcal{M} \parallel_\sigma \mathcal{N} \ C \mathcal{M}' \parallel_\sigma \mathcal{N}$$

This result subsumes the composition of individual synchronising LTSs via composition of LTS networks of size one. Moreover, generalization to composition of multiple LTS networks can be obtained via a reordering of the processes within LTS networks.

Contributions. In this work, we prove that divergence-preserving branching bisimulation is a congruence for parallel composition of synchronising LTSs. Furthermore, we present a method to safely decompose an LTS network in components such that the composition of the components is equivalent to the original LTS network. The proofs have been mechanically verified using the Coq proof assistant and are available online.

---

1. It should be noted that a distinction can be made between divergence-sensitive branching bisimulation [28] and branching bisimulation with explicit divergence, also known as divergence-preserving branching bisimulation [13,15]. Contrary to the former, the latter distinguishes deadlocks and livelocks, and the latter is the coarsest congruence contained in the former.

2. [http://www.win.tue.nl/mdse/composition/DPBB_is_a_congruence_for_synchronizing_LTSs.zip](http://www.win.tue.nl/mdse/composition/DPBB_is_a_congruence_for_synchronizing_LTSs.zip).
Finally, we discuss the effectiveness of compositionally constructing state spaces with intermediate DPBB reductions in comparison with the classical, non-compositional state space construction. The discussion is based on results we obtained after having conducted a number of experiments using the CADP toolbox. The authors of [11] report on experiments comparing the run-time and memory performance of three compositional verification techniques. As opposed to these experiments, our experiments concern the comparison of compositional and classical, non-compositional state space construction.

Structure of the paper. Related work is discussed in Section 2. In Section 3, we discuss the notions of LTS, LTS network, so-called LTS network admissibility, and DPBB. Next, the formal composition of LTS networks is presented in Section 4. We prove that DPBB is a congruence for the composition of LTS networks. Section 5 is on the decomposition of an LTS network. Decomposition allows the redefinition of a system as a set of components. In Section 6 we apply the theoretical results to a set of use cases comparing a compositional construction approach with non-compositional state space construction. In Section 7 we present the conclusions and directions for future work.

2 Related Work

Networks of LTSs are introduced in [21]. The authors mention that strong and branching bisimulations are congruences for the operations supported by LTS networks. Among these operations is the parallel composition with synchronisation on equivalent labels. A proof for branching bisimulation has been verified in PVS and a textual proof was written, but both the textual proof and the PVS proof have not been made public [23]. An axiomatisation for a rooted version of divergence-preserving branching bisimulation has been performed in a Master graduation project [33]. However, the considered language does not include parallel composition. In this paper, we formally show that DPBB is also a congruence for parallel composition with synchronisations between components. As DPBB is a branching bisimulation relation with an extra case for explicit divergence, the proof we present also formally shows that branching bisimulation is a congruence for parallel composition with synchronisations between components.

Another approach supporting compositional verification is presented in [22]. Given an LTS network and a component selected from the network the approach automatically generates an interface LTS from the remainder of the network. This remainder of the network is called the environment. The interface LTS represents the synchronisation possibilities that are offered by the environment. This requires the construction and reduction of the system LTS of the environment. The advantage of this method is that transitions and states that do not contribute to the system LTS can be removed. In our approach only the system LTS of the considered component must be constructed. The environment is left out of scope until the components are composed.

Many process algebras support parallel composition with synchronisation on labels. Often a proof is given showing that some bisimulation is a congruence for these operators [10,20,24,26]. However, to the best of our knowledge no such proofs exist considering DPBB. Furthermore, if LTSs can be derived from their semantics (such as is the case with Structural Operational Semantics) then the fact that DPBB is a congruence for such a parallel composition can be directly derived from our results.
To generalize the congruence proofs a series of meta-theories have been proposed for algebras with parallel composition [6,34,35]. In [35] the panth format is proposed. They show that strong bisimulation is a congruence for algebras that adhere to the panth format. The focus of the work is on the expressiveness of the format. The author of [6] proposes WB cool formats for four bisimulations: weak bisimulation, rooted weak bisimulation, branching bisimulation, and rooted branching bisimulation. It is shown that these bisimulations are congruences for the corresponding formats. In [34] similar formats are proposed for eager bisimulation and branching bisimulation. Eager bisimulation is a kind of weak bisimulation which is sensitive to divergence. The above mentioned formats do not consider DPBB. In our work we have shown that DPBB is a congruence for parallel composition of LTS networks and LTSs.

In earlier work, we presented decomposition for LTS transformation systems of LTS networks [36]. The work aims to verify the transformation of a component that may synchronise with other components. The paper proposes to calculate so called detaching laws which are similar to our interface laws. The approach can be modelled with our method. In fact, we show that the derivation of these detaching laws does not amount to a desired decomposition, i.e., the re-composition of the decomposition is not equivalent to the original system (see Example 3 discussed in Section 5).

A projection of an LTS network given a set of indices is presented in [12]. Their projection operator is similar to the consistent decomposition of LTS networks that we proposed. In fact, with a suitable operator for the reordering of LTS networks our decomposition operation is equivalent to their projection operator. The current paper contributes to these results that admissibility properties of the LTS network are indeed preserved for such consistent decompositions.

3 Preliminaries

In this section, we introduce the notions of LTS, LTS network, and divergence-preserving branching bisimulation of LTSs. The potential behaviour of processes is described by means of LTSs. The behaviour of a concurrent system is described by a network of LTSs [22], or LTS network for short. From an LTS network, a system LTS can be derived describing the global behaviour of the network. To compare the behaviour of these systems the notion of divergence-preserving branching bisimulation (DPBB) is used. DPBB is often used to reduce the state space of system specifications while preserving safety and liveness properties, or to compare the observable behaviour of two systems.

The semantics of a process, or a composition of several processes, can be formally expressed by an LTS as presented in Definition 1.

**Definition 1 (Labelled Transition System).** An LTS \( G \) is a tuple \((S_G, A_G, \mathcal{T}_G, I_G)\), with
- \( S_G \) a finite set of states;
- \( A_G \) a set of action labels;
- \( \mathcal{T}_G \subseteq S_G \times A_G \times S_G \) a transition relation;
- \( I_G \subseteq S_G \) a (non-empty) set of initial states.
Action labels in $A_G$ are denoted by $a$, $b$, $c$, etc. Additionally, there is a special action label $\tau$ that represents internal, or hidden, system steps. A transition $(s, a, s') \in T_G$, or $s \xrightarrow{a}_G s'$ for short, denotes that LTS $G$ can move from state $s$ to state $s'$ by performing the $a$-action. The transitive reflexive closure of $\xrightarrow{a}_G$ is denoted as $\xrightarrow{a}_G^*$, and the transitive closure is denoted as $\xrightarrow{a}^+_G$.

**LTS Network.** An LTS network, presented in Definition 2, describes a system consisting of a finite number of concurrent process LTSs and a set of synchronisation laws that define the possible interaction between the processes. We write $1..n$ for the set of integers ranging from 1 to $n$. A vector $\bar{v}$ of size $n$ contains $n$ elements indexed from 1 to $n$. For all $i \in 1..n$, $\bar{v}_i$ represents the $i$th element of vector $\bar{v}$. The concatenation of two vectors $v$ and $w$ of size $n$ and $m$ respectively is denoted by $v \| w$. In the context of composition of LTS networks, this concatenation of vectors corresponds to the parallel composition of the behaviour of the two vectors.

**Definition 2 (LTS network).** An LTS network $\mathcal{M}$ of size $n$ is a pair $(\Pi, \mathcal{V})$, where
- $\Pi$ is a vector of $n$ concurrent LTSs. For each $i \in 1..n$, we write $\Pi_i = (S_i, A_i, T_i, I_i)$.
- $\mathcal{V}$ is a finite set of synchronisation laws. A synchronisation law is a tuple $(\bar{v}, a)$, where $\bar{v}$ is a vector of size $n$, called the synchronising vector, containing synchronising action labels, and $a$ is an action label representing the result of successful synchronisation. We have $\forall i \in 1..n, v_i \in A_i \cup \{\bullet\}$, where $\bullet$ is a special symbol denoting that $\Pi_i$ performs no action. The set of result actions of a set of synchronisation laws $\mathcal{V}$ is defined as $A_V = \{a \mid (v, a) \in \mathcal{V}\}$.

The explicit behaviour of an LTS network $\mathcal{M}$ is defined by its system LTS $G_{\mathcal{M}}$ which is obtained by combining the processes in $\Pi$ according to the synchronisation laws in $\mathcal{V}$ as specified by Definition 3. The LTS network model subsumes most hiding, renaming, cutting, and parallel composition operators present in process algebras. For instance, hiding can be applied by replacing the $a$ component in a law by $\tau$.

**Definition 3 (System LTS).** Given an LTS network $\mathcal{M} = (\Pi, \mathcal{V})$, its system LTS is defined by $G_{\mathcal{M}} = (\mathcal{S}_M, A_M, T_M, I_M)$, with
- $I_M = \{s_1, \ldots, s_n\} \mid s_i \in I_i$;
- $T_M$ and $S_M$ are the smallest relation and set, respectively, satisfying $I_M \subseteq S_M$ and for all $\bar{s} \in S_M, a \in A_V$, we have $\bar{s} \xrightarrow{a}_M \bar{s}'$ and $\bar{s}' \in S_M$ iff there exists $(\bar{v}, a) \in \mathcal{V}$ such that for all $i \in 1..n$:
  \[
  \begin{cases}
  s_i = s'_i & \text{if } v_i = \bullet \\
  s_i \xrightarrow{v_i}_I s'_i & \text{otherwise}
  \end{cases}
  \]
- $A_M = \{a \mid \exists \bar{s}, \bar{s}' \in S_M, \bar{s} \xrightarrow{a}_M \bar{s}'\}$.

In Figure 1, an example of an LTS network $\mathcal{M} = (\Pi_1, \Pi_2, \mathcal{V})$ with four synchronisation laws is shown on the left, and the corresponding system TLS $G_{\mathcal{M}}$ is shown on the right. Initial states are coloured black. The states of the system LTS $G_{\mathcal{M}}$ are constructed by combining the states of $\Pi_1$ and $\Pi_2$. In this example, we have
\( \langle 1, 3 \rangle, \langle 1, 4 \rangle, \langle 2, 3 \rangle \in S_M \), of which \( \langle 1, 3 \rangle \) is the single initial state of \( G_M \).

The transitions of the system LTS in Figure 1 are constructed by combining the transitions of \( \Pi_1 \) and \( \Pi_2 \) according to the set of synchronisation laws \( \mathcal{V} \). Law \( \langle \langle c, c \rangle, c \rangle \) specifies that the process LTSs can synchronise on their \( c \)-transitions, resulting in \( c \)-transitions in the system LTS. Similarly, the process LTSs can synchronise on their \( d \)-transitions, resulting in a \( d \)-transition in \( G_M \). Furthermore, law \( \langle \langle a, \bullet \rangle, a \rangle \) specifies that process \( \Pi_1 \) can perform an \( a \)-transition independently resulting in an \( a \)-transition in \( G_M \). Likewise, law \( \langle \langle \bullet, b \rangle, b \rangle \) specifies that the \( b \)-transition can be fired independently by process \( \Pi_2 \). Because \( \Pi_1 \) does not participate in this law, it remains in state \( \langle 1 \rangle \) in \( G_M \). The last law states that \( a \)- and \( e \)-transitions can synchronise, resulting in \( f \)-transitions, however, in this example the \( a \)- and \( e \)-transitions in \( \Pi_1 \) and \( \Pi_2 \) are never able to synchronise since state \( \langle 2, 4 \rangle \) is unreachable.

An LTS network is called admissible if the synchronisation laws of the network do not synchronise, rename, or cut \( \tau \)-transitions [22] as defined in Definition 4. The intuition behind this is that internal, i.e., hidden, behaviour should not be restricted by any operation. Partial model checking and compositional construction rely on LTS networks being admissible [12]. Hence, in this paper, we also restrict ourselves to admissible LTS networks when presenting our composition and decomposition methods.

**Definition 4 (LTS network Admissibility).** An LTS network \( \mathcal{M} = (\Pi, \mathcal{V}) \) of length \( n \) is called admissible iff the following properties hold:
1. \( \forall \langle \bar{v}, a \rangle \in \mathcal{V}, i \in 1..n. \bar{v}_i = \tau \implies \neg \exists j \neq i. \bar{v}_j \neq \bullet: \) (no synchronisation of \( \tau \)'s)
2. \( \forall \langle \bar{v}, a \rangle \in \mathcal{V}, i \in 1..n. \bar{v}_i = \tau \implies a = \tau; \) (no renaming of \( \tau \)'s)
3. \( \forall i \in 1..n. \tau \in A_i \implies \exists \langle \bar{v}, a \rangle \in \mathcal{V}. \bar{v}_i = \tau. \) (no cutting of \( \tau \)'s)

Divergence-Preserving Branching Bisimulation. To compare LTSs, we use DPBB, also called *branching bisimulation with explicit divergence* [13,15]. DPBB supports abstraction from actions and preserves both safety and liveness properties. To simplify proofs we use DPBB with the weakest divergence condition (\( D_1 \)) presented in [15] as presented in Definition 5. This definition is equivalent to the standard definition of DPBB [15]. The smallest infinite ordinal is denoted by \( \omega \).

**Definition 5 (Divergence-Preserving Branching bisimulation).** A binary relation \( B \) between two LTSs \( G_1 \) and \( G_2 \) is a divergence-preserving branching bisimulation iff for all \( s \in S_{G_1} \) and \( t \in S_{G_2} \), \( s \ B \ t \) implies:
1. if \( s \overset{a}{\to}_{G_1} \) \( s' \) then
   (a) either \( a = \tau \) with \( s' \ B \ t; \)
   (b) or \( t \overset{\tau}{\to}_{G_2} \overset{a}{\to}_{G_2} t' \) with \( s \ B \ t \) and \( s' \ B \ t' \).
We may split up the network in two components which consists of a number of individual processes in parallel composition, with intra-component synchronisation laws describing how the processes inside a component should synchronise with each other. Furthermore, inter-component synchronisation laws define how the components as a whole should synchronise with each other. Compositional construction of a minimal version of the final system LTS may then be performed by first constructing the system LTSs of the different components, then minimising these, and finally combining their behaviour. Example 1 presents an example of a network with two components and an inter-component synchronisation law.

Example 1 (Component). Consider an LTS network \( M = (\Pi, V) \) with processes \( \Pi = \langle \Pi_1, \Pi_2, \Pi_3 \rangle \) and synchronisation laws \( V = \{(a, \bullet, a), (\bullet, b, b), (c, c, c)\} \). We may split up the network in two components, say \( M_1 = (\langle \Pi_1 \rangle, V_1) \) and \( M_{(2,3)} = (\langle \Pi_2, \Pi_3 \rangle, V_{(2,3)}) \). Then, \( (c, c, c) \) is an inter-component law describing synchronisation between \( M_1 \) and \( M_{(2,3)} \). The component \( M_1 \) consists of process \( \Pi_1 \), and the set of intra-component synchronisation laws \( V_1 = \{(a, \bullet, a)\} \) operating solely on \( \Pi_1 \). Similarly, component \( M_{(2,3)} \) consists of process \( \Pi_2 \) and \( \Pi_3 \), and the set of intra-component synchronisation laws \( V_{(2,3)} = \{((\bullet, b, b))\} \) operating solely on \( \Pi_2 \) and \( \Pi_3 \).

The challenge of compositional construction is to allow manipulation of the components while guaranteeing that the observable behaviour of the system as a whole remains equivalent modulo DPBB. Even though synchronisation laws of a component may be changed, we must somehow preserve synchronisations with the other components. Such a change of synchronisation laws occurs, for instance, when reordering the processes in a component, or renaming actions that are part of inter-component synchronisation laws.

In this paper, we limit ourselves to composition of two components: a left and a right component. This simplifies notations and proofs. However, the approach can be generalised to splitting networks given two sets of indices indicating which processes are part of which component, i.e., a projection operator can be used to project distinct parts of a network into components.
In the remainder of this section, first, we formalise LTS networks composition. Then, we show that admissibility is preserved when two admissible networks are composed. Finally, we prove that DPBB is a congruence for composition of LTS networks.

**Composing LTS networks.** Before defining the composition of two networks, we introduce a mapping indicating how the inter-component laws should be constructed from the interfaces of the two networks. An inter-component law can then be constructed by combining the interface vectors of the components and adding a result action. This is achieved through a given interface mapping, presented in Definition 6, mapping interface actions to result actions.

**Definition 6 (Interface Mapping).** Consider LTS networks \( \mathcal{M}_{\Pi} = (\Pi, V_{\Pi}) \) and \( \mathcal{M}_{P} = (P, W_{P}) \) of size \( n \) and \( m \), respectively. An interface mapping \( \sigma : V_{\Pi} \setminus \{\tau\} \times W_{P} \setminus \{\tau\} \times A_{\sigma} \) describing how the interface actions of \( \mathcal{M}_{\Pi} \) should be combined with interface actions of \( \mathcal{M}_{P} \), and what the action label should be resulting from successful synchronisation. The set \( A_{\sigma} \) is the set of actions resulting from successful synchronisation between \( \Pi \) and \( P \). The actions mapped by \( \sigma \) are considered the interface actions.

An interface mapping implicitly defines how inter-component synchronisation laws should be represented in the separate components. These local representatives are called the interface synchronisation laws. A mapping between \( \mathcal{M}_{\Pi} = (\Pi, V_{\Pi}) \) and \( \mathcal{M}_{P} = (P, W_{P}) \) implies the following sets of interface synchronisation laws:

\[
V_{\sigma} = \{(\bar{v}, a) \in V_{\Pi} | \exists b, c. (a, b, c) \in \sigma \}
\]

\[
W_{\sigma} = \{(\bar{w}, b) \in W_{P} | \exists a, c. (a, b, c) \in \sigma \}
\]

An interface synchronisation law makes a component’s potential to synchronise with other components explicit. An interface synchronisation law has a synchronisation vector, called the interface vector, that may be part of inter-component laws. The result action of an interface synchronisation law is called an interface action. These notions are clarified further in Example 2.

**Example 2 (Interface Vector and Interface Law).** Let \( \mathcal{M} = (\langle \Pi_1, \Pi_2, \Pi_3 \rangle, V) \) be a network with inter-component synchronisation law \( (\langle a, a, b \rangle, c) \in V \) and a component \( M_{\{1,2\}} = (\langle \Pi_1, \Pi_2 \rangle, V_{\{1,2\}}) \). Then, \( (a, a) \) is an interface vector of \( M_{\{1,2\}} \), and given a corresponding interface action \( \alpha \), the interface law is \( (\langle a, a \rangle, \alpha) \).

Together the interface laws and interface mapping describe the possible synchronisations between two components, i.e., the interface laws and interface mapping describe inter-component synchronisation laws. Given two sets of laws \( V \) and \( W \) and an interface mapping \( \sigma \), the inter-component synchronisation laws are defined as follows:

\[
\sigma(V, W) = \{((\bar{v} \parallel \bar{w}), a) | (\bar{v}, \alpha) \in V \land (\bar{w}, \beta) \in W \land (\alpha, \beta, a) \in \sigma \}
\]

The mapping partitions both \( V \) and \( W \) into two sets of synchronisation laws: the interface and non-interface synchronisation laws.
The application of the interface mapping, i.e., formal composition of two LTS networks, is presented in Definition 7. We show that a component may be exchanged with a divergence-preserving branching bisimilar component iff the interface actions are not hidden. In other words, the interfacing with the remainder of the networks is respected when the interface actions remain observable.

**Definition 7 (Composition of LTS networks).** Consider LTS networks $M_{II} = (II, V)$ of size $n$ and $M_P = (P, W)$ of size $m$. Let $\sigma : A_V \setminus \{\tau\} \times A_W \setminus \{\tau\} \times A$ be an interface mapping describing the synchronisations between $M_{II}$ and $M_P$. The composition of $M_{II}$ and $M_P$, denoted by $M_{II} \parallel_\sigma M_P$, is defined as the LTS network $(II \parallel_P (V \setminus V_\sigma)^* \cup (W \setminus W_\sigma) \cup \sigma(V, W))$, where $(V \setminus V_\sigma)^* = \{(\bar{v}, a) \mid (\bar{v}, a) \in V \setminus V_\sigma\}$ and $(W \setminus W_\sigma) = \{(a^n, \bar{v}, a) \mid (\bar{v}, a) \in W \setminus W_\sigma\}$ are the sets of synchronisation laws $V \setminus V_\sigma$ padded with $m \cdot s$ and $W \setminus W_\sigma$ padded with $n \cdot s$, respectively.

As presented in Proposition 1, LTS networks that are composed (according to Definition 7) from two admissible networks are admissible as well. Therefore, composition of LTS networks is compatible with the compositional verification approaches of [12].

**Proposition 1.** Let $M_{II} = (II, V)$ and $M_P = (P, W)$ be admissible LTS networks of length $n$ and $m$, respectively. Furthermore, let $\sigma : A_V \setminus \{\tau\} \times A_W \setminus \{\tau\} \times A$ be an interface mapping. Then, the network $M = M_{II} \parallel_\sigma M_P$, composed according to Definition 7, is also admissible.

**Proof.** We show that $M$ satisfies Definition 4:

- No synchronisation and renaming of $\tau$’s. Let $(\bar{v}, a) \in (V \setminus V_\sigma)^* \cup (W \setminus W_\sigma) \cup \sigma(V, W)$ be a synchronisation law with $\bar{v}_i = \tau$ for some $i \in 1..(n + m)$. We distinguish two cases:
  - $(\bar{v}, a) \in (V \setminus V_\sigma)^* \cup (W \setminus W_\sigma)$. By construction of $(V \setminus V_\sigma)^*$ and $(W \setminus W_\sigma)$, and admissibility of $M_{II}$ and $M_P$, we have $\forall j \in 1..n. \bar{v}_j \neq \bullet \implies i = j$, $\forall j \in 1..(n + m). \bar{v}_j \neq \bullet \implies i = j$ (no synchronisation of $\tau$’s) and $a = \tau$ (no renaming of $\tau$’s).
  - $(\bar{v}, a) \in \sigma(V, W)$. By definition of $\sigma(V, W)$, there are interface laws $(\bar{v}', a') \in V$ and $(\bar{v}'', a'') \in W$ such that $(a', a'', a) \in \sigma$. Hence, either $1 \leq i \leq n$ with $\bar{v}'_i = \tau$ or $n < i \leq n + m$ with $\bar{v}''_{i-n} = \tau$. Since $M_{II}$ and $M_P$ are admissible, we must have $a' = \tau$ or $a'' = \tau$, respectively. However, the interface mapping does not allow $\tau$ as interface actions, therefore, the proof follows by contradiction.

It follows that $M$ does not allow synchronisation and renaming of $\tau$’s.

- No cutting of $\tau$’s. Let $(II \parallel_P P_i)$ be a process with $\tau \in A_{II\parallel_P P_i}$ for some $i \in 1..(n + m)$. We distinguish the two cases $1 \leq i \leq n$ and $n < i < m$. It follows that $\tau \in A_{II}$, for the former case and $\tau \in A_{P_{i-n}}$ for the latter case. Since both $M_{II}$ and $M_P$ are admissible and no actions are removed in $(V \setminus V_\sigma)^*$ and $(W \setminus W_\sigma)$, in both cases there exists a $(\bar{v}, a) \in (V \setminus V_\sigma)^* \cup (W \setminus W_\sigma) \cup \sigma(V, W)$ such that $\bar{v}_i = \tau$. Hence, the composite network $M$ does not allow cutting of $\tau$’s.

Since the three admissibility properties hold, the composed network $M$ satisfies Definition 4.

\[ \square \]
DPBB is a congruence for LTS network composition. Proposition 2 shows that DPBB is a congruence for the composition of LTS networks according to Definition 7. It is worth noting that an interface mapping does not map τ’s, i.e., synchronisation of τ-actions is not allowed. In particular, this means that interface actions must not be hidden when applying verification techniques on a component.

Note that Proposition 2 subsumes the composition of single LTSs, via composition of LTS networks of size one with trivial sets of intra-component synchronisation laws.

**Proposition 2.** Consider LTS networks $M_{II} = (II, V)$, $M_{II'} = (II', V')$ of size $n$, and $M_{I'} = (I', W)$ of size $m$. Let $\sigma$ be an interface mapping describing the coupling between the interface actions in $A_V$ and $A_W$. The following holds

$$M_{II} \leftrightarrow^\Delta_{\sigma} M_{II'} \implies M_{II} \|_{\sigma} M_{I'} \leftrightarrow^\Delta_{\sigma} M_{II'} \|_{\sigma} M_{I'}$$

**Proof.** Intuitively, we have $M_{II} \|_{\sigma} M_{I'}$ if $M_{I'}$ respects the interface with $M_{II}$, and the interface with $M_{I'}$ is respected. Since $M_{II} \leftrightarrow^\Delta_{\sigma} M_{II'}$, whenever a transition labelled with an interface action $\alpha$ in $M_{II}$ is able to perform a transition together with $M_{I'}$, then $M_{II'}$ is able to simulate the interface $\alpha$-transition and synchronise with $M_{I'}$. It follows that the branching structure and divergence is preserved. For the sake of brevity we define the following shorthand notations: $M = M_{II} \|_{\sigma} M_{I'}$ and $M' = M_{II'} \|_{\sigma} M_{I'}$. We show $M_{II} \leftrightarrow^\Delta_{\sigma} M_{II'} \implies M \leftrightarrow^\Delta_{\sigma} M'$.

Let $B$ be a DPBB relation between $M_{II}$ and $M_{II'}$, i.e., $M_{II} \leftrightarrow^\Delta_{\sigma} M_{II'}$. By definition, we have $M \leftrightarrow^\Delta_{\sigma} M'$ iff there exists a DPBB relation $C$ with $I_M \leftrightarrow^\Delta_{\sigma} I_{M'}$. We define $C$ as follows:

$$C = \{ (\bar{s} \parallel \bar{r}, \bar{t} \parallel \bar{r}) \mid \bar{s} B \bar{t} \land \bar{r} \in S_{M_I} \}$$

The component that is subject to change is related via the relation $B$ that relates the states in $II$ and $II'$. The unchanged component of the network is related via the shared state $\bar{r}$, i.e., it relates the states of $I'$ to themselves.

To prove the proposition we have to show that $C$ is a DPBB relation. This requires proving that $C$ relates the initial states of $M$ and $M'$ and that $C$ satisfies Definition 5.

- $C$ relates the initial states of $M$ and $M'$, i.e., $I_M C I_{M'}$. We show that $\forall \bar{s} \in I_M, \exists \bar{t} \in I_{M'}, \bar{s} C \bar{t}$, the other case is symmetrical. Take an initial state $\bar{s} \parallel \bar{r} \in I_M$. Since $I_{M_{II}} B I_{M_{II'}}$, and $\bar{s} \in I_{M_{II}}$, there exists $\bar{t} \in I_{M_{II'}}$ such that $\bar{s} B \bar{t} \bar{r}$. Therefore, we have $\bar{s} \parallel \bar{r} C \bar{t} \parallel \bar{r}$. Since $\bar{s} \parallel \bar{r}$ is an arbitrary state in $I_M$, the proof holds for all states in $I_M$. Furthermore, since the other case is symmetrical it follows that $I_M C I_{M'}$.

- If $\bar{s} C \bar{t}$ and $\bar{s} \xrightarrow{a}_{M_I} \bar{s}'$ then either $a = \tau \land \bar{s}' C \bar{t}$, or $\bar{t} \xrightarrow{a}_{M_I^*} \bar{t}' \land \bar{s} C \bar{t}' \land \bar{s}' C \bar{t}$. To better distinguish between the two parts of the networks, we unfold $C$ and reformulate the proof obligation as follows: If $\bar{s} B \bar{t}$ and $\bar{s} \parallel \bar{r} \xrightarrow{a}_{M_I} \bar{s}' \parallel \bar{r}'$ then either $a = \tau \land \bar{s}' B \bar{t} \land \bar{r} = \bar{r}'$, or $\bar{r} \parallel \bar{r} \xrightarrow{a}_{M_I^*} \bar{r}' \parallel \bar{r}' \land \bar{s} B \bar{t} \land \bar{s}' B \bar{t}'$. Consider synchronisation law $(\bar{r} \parallel \bar{w}, a) \in (V \setminus \{\varepsilon\})^* \cup \{W \setminus \{\varepsilon\}\} \cup \sigma(V, W)$ enabling the transition $\bar{s} \parallel \bar{r} \xrightarrow{a}_{M_I} \bar{s}' \parallel \bar{r}'$. We distinguish three cases:

  1. $(\bar{r} \parallel \bar{w}, a) \in (V \setminus \{\varepsilon\})^*$. It follows that $\bar{w} = \bullet^\omega$, and thus, subsystem $M_{I'}$ does not participate. Hence, we have $\bar{r} = \bar{r}'$ and $(\bar{r}, a) \in V$ enables a transition $\bar{s} \xrightarrow{a}_{M_{II}} \bar{s}'$.

Since $\bar{s} B \bar{t}$, by Definition 5, we have:
This case is symmetric to the previous case.

- \( a = \tau \) with \( s' B \bar{t} \). Because \( s' B \bar{t} \) and \( \bar{r} = \bar{r}' \), the proof trivially follows.

- \( \bar{t} \xrightarrow{s^*} \) \( \bar{t} \xrightarrow{a} \bar{t}' \) with \( s \bar{B} \bar{t} \) and \( s' B \bar{t}' \). These transitions are enabled by laws in \( V' \setminus V'_s \). The set of derived laws are of the form \( (\bar{v} \parallel \bullet^m) \in (V' \setminus V'_s)^* \) enabling a \( \tau \)-path from \( \bar{t} \parallel \bar{r} \) to \( \bar{t}' \parallel \bar{r} \), and there is a law \( (\bar{v} \parallel \bullet^m, \bar{a}) \in (V' \setminus V'_s)^* \) enabling \( \bar{t} \parallel \bar{r} \xrightarrow{a} \bar{t}' \parallel \bar{r} \). Take \( \bar{r}' := \bar{r} \) and the proof obligation is satisfied.

2. \( \bar{v} \parallel \bar{w}, a \in * (V \setminus W) \). It follows that \( \bar{v} = \bullet^m \), and thus, subsystems \( M_{II} \) and \( M_{II}' \) do not participate; we have \( \bar{s} = \bar{s}' \) and \( \bar{r} \xrightarrow{a} \bar{r}' \). We take \( \bar{r}' := \bar{t} \). Hence, we can conclude \( \bar{r} \parallel \bar{r}' \) with \( \bar{r} \parallel \bar{r}' \). By definition of \( \sigma(V, W) \), there are \( (\bar{v}, \alpha) \in V \) and \( (\alpha, \beta, a) \in \sigma \) such that \( (\bar{v}, a) \) enables a transition \( \bar{s} \xrightarrow{a} \bar{s}' \) and \( (\bar{w}, \beta) \) enables a transition \( \bar{r} \parallel \bar{r}' \). Since \( \bar{s} B \bar{t} \), by Definition 5, we have:

- \( \alpha = \tau \) with \( s' B \bar{t} \). Since \( \alpha \in A_V \setminus \{\tau\} \) we have a contradiction.

- \( \bar{t} \xrightarrow{s^*} \bar{t} \xrightarrow{a} \bar{t}' \) with \( s \bar{B} \bar{t} \) and \( s' B \bar{t}' \). Since \( \tau \) actions are not mapped by the interface mapping we have a set of synchronisation laws of the form \( (\bar{v}' \parallel \bullet^m, \tau) \in (V' \setminus V_s)^* \) enabling a \( \tau \)-path from \( \bar{t} \parallel \bar{r} \) to \( \bar{t}' \parallel \bar{r} \).

Let \( (\bar{v}', \alpha) \in \sigma(V, W) \) be the synchronisation law enabling the \( \alpha \)-transition. Since \( (\alpha, \beta, a) \in \sigma \), \( \alpha \) is an interface action and does not occur in \( V' \setminus V_s \). It follows that \( (\bar{v}', a) \in \sigma(V') \). We distinguish two cases:

- If \( \bar{v} = \bullet^m \), and consequently \( \bar{s} \xrightarrow{a} \bar{s}' \) and \( \bar{r} \parallel \bar{r}' \). Since this transition is part of an infinite \( \tau \)-path \( \bar{t} \xrightarrow{\tau} \bar{t}' \parallel \bar{r} \), the proof follows.

- If \( \bar{s} C \bar{t} \) and \( \bar{s} \xrightarrow{a} \bar{s}' C \bar{t} \), or \( \bar{s} \xrightarrow{a} \bar{s}' \) and \( \bar{r} \parallel \bar{r}' \). This case is symmetric to the previous case.

- If \( \bar{s} C \bar{t} \) and there is an infinite sequence of states \( (s^k)_{k \in \omega} \) such that \( s = s^0 \), \( s^k \xrightarrow{\tau} s^{k+1} \) and \( s^k C \bar{t} \) for all \( k \in \omega \), then there exists a state \( \bar{t}' \) such that \( \bar{t} \xrightarrow{\tau} \bar{t}' \) and \( s^k C \bar{t}' \) for some \( k \in \omega \). Again we reformulate the proof obligation to better distinguish between the two components: if \( \bar{s} \parallel \bar{r} \parallel \bar{t} \parallel \bar{r}' \) and there is an infinite sequence of states \( (s^k \parallel \bar{v})_{k \in \omega} \) such that \( \bar{s} \parallel \bar{r} = s^0 \parallel \bar{v}, s^k \parallel \bar{v} \xrightarrow{\tau} s^{k+1} \parallel \bar{v} \parallel \bar{v} \). Since \( \tau \) is not an interface action, the simulation laws enabling \( \bar{t} \xrightarrow{\tau} \bar{t}' \) are also present in \( M' \). Hence, we have \( \bar{t} \parallel \bar{r} \xrightarrow{\tau} \bar{r}' \parallel \bar{r} \) for \( k \in \omega \).

2. There is a \( k \in \omega \) with \( \neg s^k \xrightarrow{\tau} s^{k+1} \). We do have \( s^k \parallel \bar{v} \xrightarrow{\tau} s^{k+1} \parallel \bar{v} \) with \( s^k B \bar{t} \) (see antecedent at the start of the 'divergence' case). Since the \( \tau \)-transition is not enabled in \( M_{II} \) the transition must be enabled by a synchronisation law \( (\bar{v} \parallel \bar{w}, \tau) \in * (W \setminus W_s) \cup \sigma(V, W) \). We distinguish two cases:

- \( (\bar{v} \parallel \bar{w}, \tau) \in * (W \setminus W_s) \). The transition \( s^k \parallel \bar{v} \xrightarrow{\tau} s^{k+1} \parallel \bar{v} \) is enabled by \( (\bar{v} \parallel \bar{w}, \tau) \in * (W \setminus W_s) \). Therefore, there is a transition \( \bar{v} \xrightarrow{\tau} \bar{v}' \) enabled by \( (\bar{w}, \tau) \in \sigma(V, W) \). Since this transition is part of an infinite \( \tau \)-
Consider a network $\mathcal{M}$ with disjoint sets $V$ and $W$. Let $\tau : V \setminus V^\sigma \to W$, where $V^\sigma$ is the set of inter-component laws of $\mathcal{M}$. We show that the set of inter-component laws of the original system is equivalent to the set $\Sigma_{\mathcal{M}_{\Pi, \sigma}}$ of laws enabling the $\alpha$-transition. Therefore, we have $\tau : V \setminus V^\sigma \to W$. Finally, since $\tau(k)$ is enabled by laws of the form $(\bar{v}, \alpha) \in \sigma(V, W)$, there are two laws $k \in V$ and $(\bar{v}, \beta) \in W$ with $(\alpha, \beta, \tau) \in \sigma$. The laws enable transitions $\tau(k) \to_{\mathcal{M}_{\Pi, \sigma}}$ and $\tau(k) \to_{\mathcal{M}_{\Pi, \sigma}}$ respectively. Since $\tau(k) \to_{\mathcal{M}_{\Pi, \sigma}}$ and $\tau(k) \to_{\mathcal{M}_{\Pi, \sigma}}$, by Definition 5, there are states $\bar{t}, \bar{t}' \in \mathcal{S}_{\mathcal{M}_{\Pi, \sigma}}$ such that there is a transition $\bar{t} \to_{\mathcal{M}_{\Pi, \sigma}} \bar{t}'$ with $\tau(k)$ and $\tau(k)$ enabled. Let $(\bar{v}', \alpha) \in \sigma(V', W')$ be the law enabling the $\alpha$-transition. Since $(\alpha, \beta, \tau) \in \sigma$, and consequently $(\bar{v}', \beta, \tau) \in \sigma(V', W')$. Furthermore, the $\tau$-path from $\bar{t}$ to $\bar{t}'$ is enabled by laws of the form $(\bar{v}'', \tau) \in \sigma(V' \setminus V^\sigma)$. Hence, there is a series of transitions $\bar{t} \to_{\mathcal{M}_{\Pi, \sigma}} \bar{t}' \to_{\mathcal{M}_{\Pi, \sigma}} \bar{t}'' \to_{\mathcal{M}_{\Pi, \sigma}} \ldots \to_{\mathcal{M}_{\Pi, \sigma}} \bar{t}'$. Finally, recall that $\tau(k) \to_{\mathcal{M}_{\Pi, \sigma}}$. Hence, also in this case the proof obligation is satisfied.

**5 Decomposition of LTS Networks**

In Section 4, we discuss the composition of LTS networks, in which a system is constructed by combining components. However, for compositional model checking approaches, it should also be possible to correctly decompose LTS networks. In this case the inter-component laws are already known. Therefore, we can derive a set of interface laws and an interface mapping specifying how the system is decomposed into components.

To be able to apply Proposition 2 for compositional state space construction, the composition of the decomposed networks must be equivalent to the original system. If this holds we say a decomposition is **consistent** with respect to $\mathcal{M}$.

**Definition 8 (Consistent Decomposition).** Consider a network $\mathcal{M} = (\Sigma, \mathcal{X})$. Say network $\mathcal{M}$ is decomposed into components $\mathcal{N} = (\Pi, \mathcal{Y})$ and $\mathcal{O} = (P, W)$ with interface laws $\mathcal{V}_\sigma$ and $\mathcal{W}_\sigma$, where $\sigma$ is the implied interface mapping. The decomposition of $\mathcal{M}$ in to components $\mathcal{N}$ and $\mathcal{O}$ is called consistent with respect to $\mathcal{M}$ if $\mathcal{M} = \mathcal{N} \lVert \sigma, \mathcal{O}$, i.e., we must have $\Sigma = \Pi \parallel P$ and $\mathcal{X} = (\mathcal{Y} \setminus \mathcal{V}_\sigma)^\bullet \cup (W \setminus \mathcal{W}_\sigma) \cup \sigma(\mathcal{V}, W)$.

To show that a decomposition is consistent with the original system it is sufficient to show that the set of inter-component laws of the original system is equivalent to the set of inter-component laws generated by the interface-mapping:

**Lemma 1.** Consider a network $\mathcal{M} = (\Pi \parallel P, \mathcal{V} \cup \mathcal{W} \cup \mathcal{X})$, with $\mathcal{X}$ the set of inter-component laws and disjoint sets $\mathcal{V}^\bullet, \mathcal{W}$ and $\mathcal{X}$. A consistent decomposition of $\mathcal{M}$ into components $\mathcal{N} = (\Pi, \mathcal{V} \cup \mathcal{V}_\sigma) \text{ and } \mathcal{O} = (P, \mathcal{W} \cup \mathcal{W}_\sigma)$, with interface laws $\mathcal{V}_\sigma$ and $\mathcal{W}_\sigma$, disjoint from $\mathcal{V}$ and $\mathcal{W}$, respectively, is guaranteed iff $\mathcal{X} = \sigma(\mathcal{V}, \mathcal{W})$.

**Proof.** The decomposition is consistent iff $\mathcal{V} \cup \mathcal{W} \cup \mathcal{X} = (\mathcal{V} \setminus \mathcal{V}_\sigma)^\bullet \cup (W \setminus \mathcal{W}_\sigma) \cup \sigma(\mathcal{V} \cup \mathcal{V}^\sigma, W \setminus \mathcal{W}^\sigma)$ and $\Pi \parallel P = \Pi \parallel P$. The latter is trivial. Furthermore, since...
The decomposition into \( M \) where at (1) the definition of \( M = (V \setminus V_\sigma)^* \) (\( \bullet W = \bullet (W \setminus W_\sigma) \)). It follows from \( V \cap V_\sigma = \emptyset \) and Definition 7 that \( \sigma(V \cup V_\sigma, W \cup W_\sigma) = \sigma(V_\sigma, W_\sigma) \). Hence, the decomposition is consistent iff \( X = \sigma(V_\sigma, W_\sigma) \).

Indeed, it is possible to derive an inconsistent decomposition as shown in Example 3.

**Example 3 (Inconsistent Decomposition).** Consider a set of inter-component laws \( X = \{(a, b), (b, a), (a, c)\} \). Partitioning the laws results in the sets of interface laws \( V_\sigma = \{(a, \gamma), (b, \gamma)\} \) and \( W_\sigma = \{(b, \gamma), (a, \gamma)\} \) derived from some \( V \) and \( W \), respectively. This system implies the interface mapping \( \sigma = \{(\gamma, \gamma, c)\} \). The derived set of inter-component laws is \( \sigma(V, W) = \{(a, a), (a, b), (b, a), (b, b)\} \neq X \).

Hence, this decomposition is not consistent with the original system.

However, a consistent composition can always be derived. In Proposition 3 we show how to construct two sets of interface laws \( V_\sigma \) and \( W_\sigma \), and an interface mapping \( \sigma \) for component \( M_I = (P, V \cup V_\sigma) \) and \( M_P = (P, W \cup W_\sigma) \) such that the decomposition is consistent. Consider a synchronisation law \( (\bar{v} \parallel \bar{w}, a) \), the idea is to encode this synchronisation law directly in the interface mapping, i.e., we create unique result actions \( \alpha_v \) and \( \alpha_w \) with \( (\alpha_v, \alpha_w, a) \in \sigma \). This way it is explicit which interface law corresponds to which inter-component law.

**Proposition 3.** Consider a network \( M = (II \parallel P, \bullet V \cup \bullet W \cup X) \). We define the sets of interface laws as follows:

\[
V_\sigma = \{(\bar{v}, \alpha_v) \mid (\bar{v} \parallel \bar{w}, a) \in X\},
W_\sigma = \{(\bar{w}, \alpha_w) \mid (\bar{v} \parallel \bar{w}, a) \in X\}
\]

where \( \alpha_v \) and \( \alpha_w \) are unique interface result actions identified by the corresponding interface law, that is, \( \forall(\bar{v}', a) \in V \cup V_\sigma, \ a = \alpha_v \Rightarrow \bar{v}' = \bar{v} \) and \( \forall(\bar{v}', a) \in W \cup W_\sigma, \ a = \alpha_w \Rightarrow \bar{w}' = \bar{w} \).

Finally, the interface mapping is defined as \( \sigma = \{(\alpha_v, \alpha_w, a) \mid (\bar{v} \parallel \bar{w}, a) \in X\} \).

The decomposition into \( M_I = (II, V \cup V_\sigma) \) and \( M_P = (P, W \cup W_\sigma) \) is consistent.

**Proof.** By Lemma 1, we have to show \( X = \sigma(V_\sigma, W_\sigma) \).

\[
\sigma(V_\sigma, W_\sigma) = \begin{cases} (1) & \{(\bar{v} \parallel \bar{w}, a) \mid (\bar{v}, \alpha_v) \in V_\sigma \land (\bar{w}, \beta) \in W_\sigma \land (\alpha_v, \alpha_w, a) \in \sigma \} \\ = (2) & \{(\bar{v} \parallel \bar{w}, a) \mid (\bar{v} \parallel \bar{w}, a) \in X\} = X \end{cases}
\]

where at (1) the definition of \( \sigma(V_\sigma, W_\sigma) \) is unfolded, and (2) follows from construction of \( V_\sigma \), \( W_\sigma \), and \( \sigma \). Hence, the decomposition is consistent with \( M \).

Proposition 4 shows that LTS networks resulting from the consistent decomposition of an admissible LTS network are also admissible. Hence, consistent decomposition is compatible with the compositional verification approaches presented in [12].

**Proposition 4.** Consider an admissible LTS network \( M = (II \parallel P, \bullet V \cup \bullet W \cup X) \) of length \( n + m \). If the decomposition is consistent, then the decomposed networks \( M_I = (II, V \cup V_\sigma) \) and \( M_P = (P, W \cup W_\sigma) \) are also admissible.
Proof. We show that $\mathcal{M}_I$ and $\mathcal{M}_P$ satisfy Definition 4:

No synchronisation and renaming of $\tau$’s. Let $(\bar{v}, a) \in V \cup V_\sigma$ be a synchronisation law such that $\bar{v}_i = \tau$ for some $i \in 1..n$. We distinguish two cases:

- $(\bar{v}, a) \in V_\sigma$. Since $(\bar{v}, a)$ is an interface law and the decomposition is consistent, its result action $a$ may not be $\tau$. However, since $\mathcal{M}$ is admissible, no renaming of $\tau$’s is allowed. By contradiction it follows that $(\bar{v}, a) \notin V_\sigma$ completing this case.

- $(\bar{v}, a) \in V^\bullet$. By construction, there exists a law $(\bar{v} \ || \ \bullet \ ^m, a) \in V^\bullet$. Since $V^\bullet \subseteq V^\bullet \cup \bullet W \cup X$, by admissibility of $\mathcal{M}$, we have $\forall j \in 1..n. \ \bar{v}_j \neq \bullet \ \Rightarrow \ \bar{v}_i = \tau$ (no synchronisation of $\tau$’s) and $a = \tau$ (no renaming of $\tau$’s).

Hence, $\mathcal{M}_I$ does not synchronise or rename $\tau$’s. The proof for $\mathcal{M}_P$ is similar.

No cutting of $\tau$’s. Let $\Pi_i$ be a process with $i \in 1..n$ such that $\tau \in \mathcal{A}_\Pi_i$. Since $\mathcal{M}$ is admissible there exists a law $(\bar{v} \ || \ \bar{w}, a) \in V^\bullet \cup \bullet W \cup X$ such that $(\bar{v} \ || \ \bar{w})_i = \tau$. We distinguish three cases:

- $(\bar{v} \ || \ \bar{w}, a) \in V^\bullet$. Since $(\bar{v} \ || \ \bar{w})_i = \tau$ and $i \leq n$ it follows that $\bar{v}_i = \tau$. By construction of $V^\bullet$, there is a $(\bar{v}, a) \in V$ with $\bar{v}_i = \tau$.

- $(\bar{v} \ || \ \bar{w}, a) \in \bullet W$. In this case we must have $i > n$ which contradicts our assumption: $i \in 1..n$. The proof follows by contradiction.

- $(\bar{v} \ || \ \bar{w}, a) \in X$. Then, $(\bar{v} \ || \ \bar{w}, a)$ is an inter-component law with at least one participating process for each component. Hence, there exists a $j \in (n + 1)..m$ such that $(\bar{v} \ || \ \bar{w})_j \neq \bullet$. Moreover, since $\mathcal{M}$ is admissible, no synchronisation of $\tau$’s are allowed. Therefore, since $(\bar{v} \ || \ \bar{w})_j \neq \bullet$, we must have $j = i$. However, this would mean $j \in 1..n$, contradicting $j \in (n + 1)..m$. By contradiction the proof follows.

We conclude that $\mathcal{M}_I$ does not cut $\tau$’s. The proof for $\mathcal{M}_P$ is symmetrical.

All three admissibility properties hold for $\mathcal{M}_I$ and $\mathcal{M}_P$. Hence, the networks resulting from the decomposition satisfy Definition 4.

\[ \square \]

6 Application

In order to compare compositional approaches with the classical, non-compositional approach, we have employed CADP to minimise a set of models modulo DPBB.

Each model is minimised with respect to a given liveness property. To achieve the best minimisation we applied maximal hiding [25] in all approaches. Intuitively, maximal hiding hides all actions except for the interface actions and actions relevant for the given liveness-property.

As composition strategy we have used the smart reduction approach described in [11]. In CADP, the classical approach, where the full state space is constructed at once and no intermediate minimisations are applied, is the root reduction strategy. At the start, the individual components are minimised before they are combined in parallel composition, hence the name. We have measured the running time and maximum number of states generated by the two methods.

For compositional approaches, the running time and largest state space considered depends heavily on the composition order, i.e., the order in which the components are combined. The smart reduction approach uses a heuristic to determine the order in which to compose processes. In [11], it has been experimentally established that this heuristic frequently works very well. After each composition step the result is minimised.
Table 1. Experiments: smart reduction vs. root reduction

<table>
<thead>
<tr>
<th>Model</th>
<th>Running time (sec.)</th>
<th>Max. #states</th>
<th>Max. #transitions</th>
<th>Reduced #states</th>
<th>Reduced #transitions</th>
</tr>
</thead>
<tbody>
<tr>
<td>1394</td>
<td>6.42</td>
<td>102,983</td>
<td>187,714</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1394'</td>
<td>34.92</td>
<td>2,832,074</td>
<td>5,578,078</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ACS</td>
<td>29.75</td>
<td>1,854</td>
<td>4,760</td>
<td>14,760</td>
<td>29</td>
</tr>
<tr>
<td>Cache</td>
<td>8.59</td>
<td>616</td>
<td>463</td>
<td>463</td>
<td>1</td>
</tr>
<tr>
<td>DES</td>
<td>40.66</td>
<td>1,404</td>
<td>1,510</td>
<td>518,438,860</td>
<td>1</td>
</tr>
<tr>
<td>HAVi-LE</td>
<td>65.19</td>
<td>970,772</td>
<td>5,803,552</td>
<td>80,686,289</td>
<td>131,873</td>
</tr>
<tr>
<td>HAVi-LE'</td>
<td>47.46</td>
<td>453,124</td>
<td>2,534,371</td>
<td>876,008,628</td>
<td>159,318</td>
</tr>
<tr>
<td>Le Lann</td>
<td>42.36</td>
<td>120,83</td>
<td>701,916</td>
<td>944,322,648</td>
<td>83,502</td>
</tr>
<tr>
<td>ODP</td>
<td>16.29</td>
<td>10,397</td>
<td>87,936</td>
<td>641,226</td>
<td>432</td>
</tr>
<tr>
<td>Peterson</td>
<td>30.81</td>
<td>9</td>
<td>139</td>
<td>1</td>
<td>9</td>
</tr>
<tr>
<td>Transit</td>
<td>11.86</td>
<td>22,928</td>
<td>132,712</td>
<td>39,925,524</td>
<td>636</td>
</tr>
<tr>
<td>Wafer stepper</td>
<td>48.62</td>
<td>962,122</td>
<td>4,537,240</td>
<td>16,977,692</td>
<td>905,955</td>
</tr>
</tbody>
</table>

Measurements. The results of our experiments are shown in Table 1. The Model column indicates the test case model corresponding to the measurements.

In the Running time (sec.) column the running time until completion of the experiment is shown in seconds. Indicated in bold are the shortest running times comparing the smart and root sub-columns. The maximum running time of an experiment was set to 80 hours, after which the experiment was discontinued (indicated with −). The columns Max. #states and Max. #transitions show the largest number of states and transitions, respectively, generated during the experiment. Of both methods the best result is indicated in bold.

The number of states and transitions after minimisation are shown in the Reduced #states and Reduced #transitions columns, respectively.

The experiments were run on the DAS-5 cluster [4] machines. They have an Intel Haswell E5-2630-v3 2.4 GHz CPU, 64 GB memory, and run CentOS Linux 7.2.

As test input we selected twelve case studies: four MCRL2 [10] models distributed with its toolset, seven CADP models, and one from the BEEM database [29].

Discussion. In terms of running time smart reduction performs best for eight of the models, whereas root reduction performs best in four of the models. In general, the smart reduction approach performs better for large models where the state space can be reduced significantly before composition. This is best seen in the HAVi-LE’, Le Lann, and Peterson use cases, where smart reduction is several hours faster.

In this set of models, root reduction performs best in relatively small models; 1394, ACS, Cache, Lamport, and ODP. However, the difference in running times is negligible. Smart reduction starts performing better in the moderately sized models such as Transit and Wafer stepper. For smaller models the overhead of the smart reduction heuristic is too high to obtain any benefits from the nominated ordering.

In summary, compositional reduction is most efficient when it is expected that components reduce significantly and highly interleaving components are added last.
7 Conclusions

In this paper we have shown that DPBB is a congruence for parallel composition of LTS networks where there is synchronisation on given label combinations. Therefore, the DPBB equivalence may be used to reduce components in the compositional verification of LTS networks. It had already been shown that compositional verification of LTS networks is adequate for safety properties. As DPBB preserves both safety and liveness properties, compositional verification can be used to verify liveness properties as well.

Furthermore, we have discussed how to safely decompose an LTS network in the case where verification has to start from the system as a whole. Both the composition and consistent decomposition of LTS networks preserve the admissibility property of LTS networks. Hence, the composition operator remains compatible with the compositional verification approaches for LTS networks described by [12].

The proofs in this paper have been mechanically verified using the Coq proof assistant \(^3\) and are available online.\(^4\)

Although our work focuses on the composition of LTS networks, the results are also applicable on composition of individual LTSs. Our parallel composition operator subsumes the usual parallel composition operators of standard process algebra languages such as CCS [27], CSP [32], mCRL2 [10], and LOTOS [18].

Finally, we have run a set of experiments to compare compositional and traditional DPBB reduction. The compositional approach applies CADP’s smart reduction employing a heuristic to determine an efficient compositional reduction order. The traditional reduction generates the complete state space before applying reduction. The compositional approach performed better in the medium to large models where the intermediate state space can be kept small.

Future work. An interesting direction for future work is the integration of the proof in a meta-theory for process algebra. This integration would give a straightforward extension of our results to parallel composition for process algebra formalisms.

This work has been inspired by an approach for the compositional verification of transformations of LTS networks [31,36,37,38,39]. We would like to apply the results of this paper to the improved transformation verification algorithm [31], thus guaranteeing its correctness for the compositional verification of transformations of LTS networks.

In future experiments, we would like to involve recent advancements in the computation of branching bisimulation, and therefore also DPBB, both sequentially [16,17] and in parallel on graphics processors [41]. It will be interesting to measure the effect of applying these new algorithms to compositionally solve a model checking problem.

Finally, by encoding timing in the LTSs, it is possible to reason about timed system behaviour. Combining approaches such as [40,42] with our results would allow to compositionally reason about timed behaviour. We plan to investigate this further.

Acknowledgements. The authors would like to thank Frédéric Lang for his comments that helped to improve this paper.

\(^3\) https://coq.inria.fr.
\(^4\) http://www.win.tue.nl/mdse/composition/DPBB_is_a_congruence_for_synchronizing_LTSs.zip.
References

23. Lang, F.: Unpublished textual and PVS proof that branching bisimulation is a congruence for Networks of LTSs. This proof does not consider DPBB. Personal communication (2016)